CURRICULUM VITAE

MITESH SHAH

Date of Birth: JULY 14, 1983 Indian, Male, Married.

Permanent Address

21, Polytechnic parivar, Near vinukaka marg, Bakrol road. Anand-388 121 Gujarat, India.

Mob.No. +91-9427758899

Email: mit_ec2009@yahoo.co.in Web: www.miteshsshah.co.in

Qualifications

Post Graduation M.E. in Signal Processing and Communication Engineering with

7.62 /10 CPI

A.D. Patel Institute Of Technology, New V. V. Nagar. Gujarat

Technological University, July 2013.

Dissertation Topic "To study and Implement Video Compression Algorithm" under the

guidance of Mrs Hetal N. Patel.

B.E in Electronics and Communication Engineering with 63.47% Under

Graduation: From A.D. Patel Institute Of Technology, New V. V. Nagar. Sardar

Patel University, June 2006.

Project Work " Automatic Petrol filling Machine using 8051".

Diploma Diploma in Electronics & Communication Engineering with 80.02%

B & B Institute of Technology, V V Nagar.

Technical Education Board, May 2003.

H.S.C(10 + 2)Gujarat Secondary Education Board, Gandhinagar

(Science) March 2000.

S.S.C (10th) Percentage 78.85%, Gujarat Secondary Education Board,

> Gandhinagar. March 1998.

Computer Skill:

Languages C,C++, VHDL.

Simulation tools MATLAB, MULTISIM, PCB Editor.

OS WINDOWS.

Assembly Language 8085 Microprocessor and 8051 Micro controller.

Publications Detail

International Journal Papers

Mitesh Shah and Hetal Patel, "Design of a New Video Compression Algorithm Using Accordion Function.", International Journal of Innovative Science and Modern Engineering, Vol.1, Issue-6, May, 2013, ISBN 2319-6386.

STTP Attended

- One week STTP on "Assessment of student's learning", from 19 January to 23 January, 2009 at NITTTR (ISO 9001:2000 Certified), Bhopal.
- 2 DTE-ISTE Approved One week STTP on "Circuit Simulation Tools and PCB Design Concepts" from 04 January to 08 January, 2010 at BBIT, V.V. Nagar, Gujarat.

Workshop / Seminar/Symposium Attended

1 Two days Seminar on "Cyber Physical Systems: Applications and Open challenges" By: Indian Institute of Technology, Hyderabad. March 22-23, 2013.

Job Experience:

July 2006 Onwards Lecturer

B & B Institute of Technology, V.V.Nagar, Gujarat

Subject Taught During Academic Tenure:

- 1 Microprocessor and Assembly Language Programming.
- 2 Digital Electronics
- 3 Microcontroller Controller and Embedded System

| 4 Electronics Instruments and Measurements | |
|--|--|
| 5 Electronic Network | |
| 6 Electronic Workshop | |
| 7 Programming in c | |
| 8 Electronics Projects | |
| 9 Digital Communication | |
| | |
| References : | |
| Available Upon Request | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |